

Please type a plus sign (+) inside this box → +

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

PTO/SB/05 (4/98)
Approved for use through 09/30/2000. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

**UTILITY
PATENT APPLICATION
TRANSMITTAL**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No.

042390.P6725

First Inventor or Application Identifier

Altug Koker

Title

REDUCING MEMORY ACCESS LATENCIES FROM A BUS USING

Express Mail Label No.

EL236788727US

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents

ADDRESS TO:

Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

1. ☒ Fee Transmittal Form
(Submit an original, and a duplicate for fee processing)
2. ☒ Specification [Total Pages 27]
(preferred arrangement set forth below)
- Descriptive title of the Invention
 - Cross References to Related Applications
 - Statement Regarding Fed sponsored R & D
 - Reference to Microfiche Appendix
 - Background of the Invention
 - Brief Summary of the Invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claim(s)
 - Abstract of the Disclosure
3. ☒ Drawing(s) (35 U.S.C. 113) [Total Sheets 10]
4. Oath or Declaration [Total Pages 3]
- a. ☒ Newly executed (original copy)
 - b. ☐ Copy from a prior application (37 C.F.R. § 1.63(d))
(for continuation/divisional with Box 16 completed)
 - i. ☐ **DELETION OF INVENTOR(S)**
Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR §§ 1.63(d)(2) and 1.33(b).

5. ☐ Microfiche Computer Program (Appendix)
6. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
- a. ☐ Computer Readable Copy
 - b. ☐ Paper Copy (identical to computer copy)
 - c. ☐ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

7. ☒ Assignment Papers (cover sheet & document(s))
8. ☐ 37 C.F.R. § 3.73(b) Statement (when there is an assignee) ☐ Power of Attorney
9. ☐ English Translation Document (if applicable)
10. ☐ Information Disclosure Statement (IDS)/PTO - 1449 ☐ Copies of IDS Citations
11. ☐ Preliminary Amendment
12. ☒ Return Receipt Postcard (MPEP 503)
(Should be specifically itemized)
13. ☐ *Small Entity Statement(s) ☐ Statement filed in prior application, Status still proper and desired
14. ☐ Certified Copy of Priority Document(s)
(if foreign priority is claimed)
15. ☐ Other: _____

*NOTE FOR ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).

16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No: _____

Prior application Information: Examiner _____

Group/Art Unit: _____

For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

17. CORRESPONDENCE ADDRESS

☐ Customer Number of Bar Code Label

(Insert Customer No. or Attach bar code label here)

or ☒ Correspondence address below

Name

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Address

12400 Wilshire Boulevard, Seventh Floor

City

Los Angeles

State

California

Zip Code

90025

Country

U.S.A.

Telephone

(714) 557-3800

Fax

(714) 557-3347

Name (Print/Type)

Thinh V. Nguyen, Reg. No. 42,034

Signature

Thinh V. Nguyen

Date

08/11/99

Burden Hour Statement: This form is estimated to take 20-25 minutes to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

Our Ref. No. 042390.P6725
Express Mail No.: EL236788727US

UNITED STATES PATENT APPLICATION

FOR

**REDUCING MEMORY ACCESS LATENCIES FROM A BUS USING PRE-
FETCHING AND CACHING**

INVENTORS:

**Altug Koker
Russell W. Dyer**

PREPARED BY:

**BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP
12400 Wilshire Blvd., 7th Floor
Los Angeles, CA 90025-1026
(714) 557-3800**

BACKGROUND

1. Field of the Invention

This invention relates to microprocessors. In particular, the invention relates to reducing latency in memory accesses.

5

2. Description of Related Art

Highly demanding applications such as multimedia and graphics have created a bottleneck in microprocessor systems due to their high bandwidth requirements between the processing devices and the system memory. To
10 provide efficient usage of the system memory, fast peripheral buses have been developed to allow peripheral devices to access the system memory efficiently.

Traditionally, all bus accesses to the system memory are checked against the processor's cache to get the most updated data. This checking on the bus is referred to as bus snooping. The disadvantages of the bus snooping include long
15 initial latencies to access the system memory. Accesses that are initiated on the bus, therefore, still suffer long latencies, especially for read accesses.

Therefore there is a need in the technology to provide a simple and efficient method to reduce latencies for bus accesses to system memory.

SUMMARY

The present invention is a method and apparatus to reduce latency in accessing a memory from a bus. The apparatus comprises a pre-fetcher and a cache controller. The pre-fetcher pre-fetches a plurality of data from the memory
5 to a cache queue in response to a request. The cache controller is coupled to the cache queue and the pre-fetcher to deliver the pre-fetched data from the cache queue to the bus in a pipeline chain independently of the memory.

042390.P6725

BRIEF DESCRIPTION OF THE DRAWINGS

The features and advantages of the present invention will become apparent from the following detailed description of the present invention in which:

5 Figure 1 is a diagram illustrating a system in which one embodiment of the invention can be practiced.

Figure 2 is a diagram illustrating a bus access manager according to one embodiment of the invention.

10 Figure 3A is a timing diagram illustrating a miss cycle according to one embodiment of the invention.

Figure 3B is a timing diagram illustrating a miss cycle subsequent to a miss cycle shown in Figure 3A according to one embodiment of the invention.

Figure 4A is a timing diagram illustrating a miss cycle according to one embodiment of the invention.

15 Figure 4B is a timing diagram illustrating a hit cycle subsequent to a miss cycle shown in Figure 4A according to one embodiment of the invention.

Figure 5 is a flowchart illustrating a process to manage a bus access request according to one embodiment of the invention.

20 Figure 6 is a flowchart illustrating a process to perform a read cycle according to one embodiment of the invention.

Figure 7 is a flowchart illustrating a process to perform a miss read cycle according to one embodiment of the invention.

Figure 8 is a flowchart illustrating a process to perform a hit read cycle according to one embodiment of the invention.

042390.P6725

DESCRIPTION

The present invention is a method and apparatus for reducing bus access latencies. The technique includes pre-fetching and caching of data from the memory in a pipeline chain. Separate independent functional blocks operate in the pipeline chain to hide the latencies for consecutive accesses. In addition,
5 initial latency due to non-consecutive accesses is eliminated by data purging.

In the following description, for purposes of explanation, numerous details are set forth in order to provide a thorough understanding of the present invention. However, it will be apparent to one skilled in the art that these
10 specific details are not required in order to practice the present invention. In other instances, well known electrical structures and circuits are shown in block diagram form in order not to obscure the present invention.

In the following description, the use of the Peripheral Component Interconnect (PCI) bus is merely for illustrative purposes. Furthermore,
15 although the preferred embodiments work best for a read access, other types of access can also be supported.

The present invention uses an early fetching (or pre-fetching) mechanism with deep buffering to hide the latency due to usage of different protocols. There are essentially two types of latency: one is due to the initial burst read request for
20 consecutive memory locations, and one is due to the subsequent data transfers. The initial latency is reduced by caching and the subsequent latency is reduced by pre-fetching.

Caching and pre-fetching reduce the initial latency and subsequent latency. After a bus-to-memory read stream is completed, the pre-fetched data

are kept in a read cache. If the consecutive bus-to-memory read is a follow-on to the initial read, the read cycle continues from where the initial read left off. For subsequent data transfers, a watermark level is determined by calculating the amount of data that could have been transferred during the latency time on the bus interface. This is the amount of data that needs to be pre-fetched to keep a continuous data transfer stream. By delivering data continuously from the local cache independently of the memory, latency due to subsequent data transfers is reduced.

The bus access latencies are reduced by the use of small pipeline functional blocks in a bus access manager. These blocks are closely coupled together to form a pipeline chain. They operate independently with isolated functions.

Figure 1 is a diagram illustrating a computer system 100 in which one embodiment of the invention can be practiced. The computer system 100 include a processor 105, a host bus 110, a host bridge chipset 120, a system memory 130, a peripheral bus 140 P peripheral devices 160₁ to 160_p, and a mass storage device 150.

The processor 105 represents a central processing unit of any type of architecture, such as complex instruction set computers (CISC), reduced instruction set computers (RISC), very long instruction word (VLIW) explicitly parallel instruction set computing (EPIC), or hybrid architecture. The invention could be implemented in a multi-processor or single processor computer system.

The host bridge chipset 120 includes a number of interface circuits to allow the host processor 105 access to the system memory 130 and the peripheral bus 140. The host bridge chipset 120 includes a bus access circuit 125 to manage

the bus accesses by peripheral devices to the system memory 130. The system memory 130 represents one or more mechanisms for storing information. For example, the system memory 130 may include non-volatile or volatile memories. Examples of these memories include flash memory, read only memory (ROM), or random access memory (RAM). The system memory 130 includes a program 132 and a data 134. Of course, the system memory 130 preferably contains additional software (not shown), which is not necessary to understanding the invention.

The peripheral devices 160₁ to 160_P are connected to the peripheral bus 140 to perform peripheral tasks. Examples of peripheral devices include a network interface and a media interface. The network interface connects to communication channel such as the Internet. The Internet provides access to on-line service providers, Web browsers, and other network channels. The media interface provides access to audio and video devices. The mass storage device 172 include CD ROM, floppy diskettes, and hard drives.

Figure 2 is a diagram illustrating a bus access circuit 125 according to one embodiment of the invention. The bus access circuit 125 includes a peripheral bus controller 210, a pre-fetcher 215, a cache controller 230, a data coherence controller 250, a scheduler 260, a data mover 270, and a cache queue 280. The pre-fetcher 215 includes a request packet generator (RPG) 220, a watermark monitor 225, and a request queue (RQ) 240. These functional blocks are closely coupled together but perform isolated functions in a pipeline manner to provide high throughput and reduce bus access latencies.

The peripheral bus controller (PBC) 210 receives control and request signals from the peripheral bus and interfaces to the pre-fetcher 215 and the cache controller (CC) 230. The PBC 210 decodes the access request and

determines if the access request is valid. If the access request is valid, the PBC 210 forwards the access request to the RPG 220 and to the CC 230. The CC 230 determines if there is a hit or a miss. The hit/miss detector can be performed by comparing the address of the request with the address range of the cache queue.

- 5 The RPG 220 returns a control signal to the PBC 210 for moving data from the cache queue 280 to the peripheral bus. Upon receipt of the control signal from the RPG 220, the PBC 210 sends a command to the CC 230 to start the data transfer from the cache queue 280 to the peripheral bus.

- The pre-fetcher 215 generates packet requests to a memory controller
10 which provides access to the memory. The RPG 220 manages the bus-to-memory read transactions. When the RPG 220 receives the bus-to-memory read request from the PBC 210, it determines if the request results in a hit or a miss via the CC 230. The watermark monitor 225 determines if the amount of data in the cache queue 280 is above a pre-determined level. The RPG 220 receives the
15 information the watermark monitor 225 to interact with the PBC 210 in accepting bus requests.

- If the request results in a hit, i.e., the requested data item is in the cache queue 280, the RPG 220 sends a control signal to the PBC 210 to enable the PBC 210 to start data transfer from the cache queue 280. Then, the RPG 220 monitors
20 the data level from the memory controller via the watermark monitor 225. As soon as the data level is detected to be below a predetermined watermark level, the RPG 220 places a new request into the request packet queue 240.

- If the request results in a miss, the RPG 220 sends a stall control signal to the PBC 210 to prevent the PBC 210 to use the cached data. In addition, the RPG
25 220 generates a clear data signal or message to the data coherence controller

(DCC) 250. This clear data signal is used to indicate a purge event. Then the RPG 220 generates a read request to the request queue 240. During this time, the RPG 220 generates as many requests as necessary so that the watermark level can be met with the up-coming data.

5 The cache controller (CC) 230 receives control information from the PBC 210 and interacts with the watermark monitor 225, the data mover 270, and the cache queue 280. The CC 230 manages the data allocation for the cache queue 280 by monitoring the amount of data in the cache queue 280. This information is forwarded to the data mover 270 for controlling data movement from the
10 memory to the cache queue 280. The CC 230 also controls the data movement from the cache queue 280 to the peripheral bus by responding to the status information provided by the PBC 210.

 The request queue (RQ) 240 stores the access requests as generated by the RPG 220 to optimize the transactions between the memory units and the bus
15 units. The RQ 240 allows the memory units and the bus units operate independently. For example, as the RPG 220 generates a request packet for a bus-to-memory read, it does not have to wait for the existing packet to be executed by the memory controller. In this case, the RPG 220 merely shuffles the request into the RQ 240 and starts generating the next read request packet. The
20 RQ 240, therefore, frees up the pipe stages from the long memory latencies.

 The data coherence controller (DCC) 250 receives a control signal, e.g., a clear data signal, from the RPG 220, and forward to the data mover 270 which in turns forward to the CC 230. The CC 230 performs a data purge operation upon receiving this clear data signal.

The scheduler 260 keeps track of the read packets that are sent to the memory controller. The scheduler 260 receives the request packets from the RQ 240 and sends the request packets to the data mover 270 when the memory units return a data item. The main task of the scheduler 260 is to tag or mark a request packet entry with a purge tag when the RPG 220 generates a clear data signal to the DCC 250. On purge events, the scheduler 260 provides a pipeline stage where the previous read's data can be cleaned from the system, as the new read request is sent to the memory. In this way, the system is not required to clean the existing data before a new request is accepted from the peripheral bus. Therefore, the typical latency on a miss is eliminated.

The data mover (DM) 270 transfers the data from the memory to the bus. The DM 270 examines the entry retrieved from the scheduler 260 as it receives the data from the memory. If the entry is a normal entry, e.g., without a purge tag, the DM 270 moves the corresponding amount of data as indicated by the entry. When the data movement is done, the DM 270 removes the top entry from the scheduler 260. If the entry is tagged or marked with a purge tag, the DM 270 throws the data away as it arrives from the memory.

The cache queue (CQ) 280 stores data items from the memory as transferred by the DM 270. The amount of data in the CQ 280 is monitored by the CC 230. The data items stored in the CQ 280 are read out to the peripheral bus when the CC 230 determines that there is a hit upon receiving a read request from the bus as generated by the PBC 210, or when the missed data are transferred from the memory to the CQ 280.

Activities in the bus access circuit 125 includes bus decode by the PBC 210, cache check by the CC 230, request generation by the RPG 220, data move and

purging by the scheduler 260 and the DM 270, and data delivery and caching by the CC 230 and the CQ 280. These activities can be illustrated in a timing diagram for a particular access request.

Figure 3A is a timing diagram 300A illustrating a miss cycle according to one embodiment of the invention. The timing diagram 300A illustrates a sequence of activities or events on a per clock basis from clocks 1 through 18 for an access request that results in a miss.

At clock 1, the bus decode decodes the access request from the bus and generates a valid access request CYLCLE0. At clock 2, the cache check determines that the access request results in a MISS.

The request generation generates the request of the cycle 0 for the data items 1, 2, 3, 4, and 5 at clocks 3, 4, 8, 12, and 17, respectively. The scheduling retrieves the request packets of data items 1, 2, 3, 4, and 5 for the cycle 0 at clocks 4, 5, 9, 13, and 18, respectively. The request packets are retrieved with a one-clock delay.

The data move and purging begins to move the data from the memory at clocks 7, 8, 9, 10, 16, and 17, for the data items 1, 2 and 3. In this exemplary embodiment, the request is for a 32-byte data. For each scheduled 32-byte request, two 16-byte requests are generated. For example, in clock 7 the first 16-byte data of the packet 1 in cycle 0, indicated as 0_1A, is moved into the cache queue. In clock 8, the second 16-byte of the packet 1 in cycle 0, indicated as 0_1B, is moved next. The WAIT periods in clocks 5, 6, 11-15, and 18 are examples of a heavily loaded system.

The data delivery and caching starts delivering the requested data items from the cache queue. In this exemplary embodiment, each 32-byte request has 4 clocks of data phase, each data phase transfers 8 bytes. The four data phases are indicated by the lower case labels a, b, c, and d. For example, clocks 8 through
5 clock 12, four data phases for the data item 1 in cycle 0 are transferred and are labeled as 0_1a, 0_1b, 0_1c, 0_1d.

Figure 3B is a timing diagram 300B illustrating a miss cycle subsequent to a miss cycle shown in Figure 3A according to one embodiment of the invention. The timing diagram 300B illustrates a sequence of activities or events on a per
10 clock basis from clocks 19 through 20 for an access request that results in a miss subsequent to cycle 0 shown in Figure 3A.

At clock 19, the bus decode decodes the access request from the bus and generates a valid access request CYLCLE1. At clock 20, the cache check determines that the access request results in a MISS.

15 The request generation generates the request of the cycle 1 for the data items 1, 2, 3, 4, and 5 at clocks 21, 22, 26, 30, and 34, respectively. The scheduling retrieves the request packets of data items 1, 2, 3, 4, and 5 for the cycle 1 at clocks 22, 23, 27, 31 and 35, respectively. The request packets are retrieved with a one-clock delay.

20 The data move and purging continues to move and purge the data from the previous cycle. At clock 20, the data item 4A of cycle 0 is moved into the queue. At clock 21, it is determined that the data item 0_4B is purged. The two clocks 23 and 24 also purge data items 0_5A and 0_5B. Thereafter, the data items for the cycle 1 are moved into the cache queue.

The data delivery and caching starts delivering the requested data items from the cache queue as soon as the data are moved into the cache queue. Due to the purging events at clocks 21, 23, and 24, the data delivery and caching starts delivering data for cycle 1 immediately after the data are moved into the cache queue. The data items 1_1a, 1_1b, 1_1c, 1_1d, . . . , 1_3a, 1_3b, 1_3c, and 1_3d are delivered at clocks 26, 27, 28, 29, . . . , 34, 35, 36, and 37, respectively.

As seen from the timing diagram, when there are consecutive miss cycles, the data delivery throughput is not worse than the normal system. The performance benefit of the pre-fetched caching mechanism is in the hit accesses as illustrated next.

Figure 4A is a timing diagram 400A illustrating a miss cycle according to one embodiment of the invention. The timing diagram 400A illustrates a sequence of activities or events on a per clock basis from clocks 1 through 20 for an access request that results in a miss.

At clock 1, the bus decode decodes the access request from the bus and generates a valid access request CYLCLE0. At clock 2, the cache check determines that the access request results in a MISS.

The request generation generates the request of the cycle 0 for the data items 1, 2, 3, 4, 5 and 6 at clocks 3, 4, 6, 10, 14, and 18, respectively. The scheduling retrieves the request packets of data items 1, 2, 3, 4, 5 and 6 for the cycle 0 at clocks 4, 5, 7, 11, 15, and 19, respectively. The request packets are retrieved with a one-clock delay.

The data move and purging begins to move the data from the memory at clocks 4, 5, 8, 9, 10, 11, 14, 15, 16, and 17 for the data items 1, 2, 3, 4 and 5. In this

exemplary embodiment, the request is for a 32-byte data. For each scheduled 32-byte request, two 16-byte requests are generated. For example, in clock 5 the first 16-byte data of the packet 1 in cycle 0, indicated as 0_1A, is moved into the cache queue. In clock 6, the second 16-byte of the packet 1 in cycle 0, indicated as 0_1B,
5 is moved next.

The data delivery and caching starts delivering the requested data items from the cache queue from clocks 6 through 19. For example, in clocks 6 through 9, each of the four data phases 0_1a, 0_1b, 0_1c, 0_1d corresponds to an 8-byte data transfer. Due to pipelining, the data delivery of all the 6 requested data
10 items goes through the next access cycle, CYCLE1, as shown in Figure 4B.

Figure 4B is a timing diagram 400B illustrating a hit cycle subsequent to a miss cycle shown in Figure 4A according to one embodiment of the invention. The timing diagram 400B illustrates a sequence of activities or events on a per clock basis from clocks 21 through 40 for an access request that results in a hit
15 subsequent to cycle 0 shown in Figure 4A.

At clock 21, the bus decode decodes the access request from the bus and generates a valid access request CYLCLE1. At clock 22, the cache check determines that the access request results in a HIT.

The request generation generates the request of the cycle 1 for the data
20 items 1, 2, and 3 at clocks 25, 29, and 33, respectively. The scheduling retrieves the request packets of data items 1, 2, and 3 for the cycle 1 at clocks 26, 30, and 34, respectively. The request packets are retrieved with a one-clock delay.

The data move and purging continues to move and purge the data from the previous cycle. At clocks 23 and 24, the data item 0_6A and 0_6B are moved

into the queue. Thereafter, the data are moved for the cycle 1: 1_1A and 1_1B at clocks 28 and 29, 1_2A and 1_2B at clocks 33 and 34, 1_3A and 1_3B at clocks 35 and 36, etc.

5 The data delivery and caching starts delivering the requested data items from the cache queue as soon as the data are moved into the cache queue. The data delivery continues from the previous cycle to deliver the data items 0_4b, 0_4c, 0_5a, 0_5b, 0_5c, 0_5d, 0_6a, 0_6b, 0_6c, 0_6d from clocks 23 through 32. Thereafter, the data delivery immediately delivers the data items for the cycle 1 starting from clock 33. The delivery of the data items 1_1a, 1_1b, 1_1c, 1_1d, etc,
10 takes place without any latency because the requested data are already moved into the cache queue.

As seen from the timing diagram, when there is a hit cycle, the performance is significantly improved compared to traditional methods. The latency is reduced and/or eliminated.

15 Figure 5 is a flowchart illustrating a process 500 to manage a bus access request according to one embodiment of the invention.

At START, the process 500 receives the read request by a bus master from the bus (Block 510). The process 500 determines if the request is a valid memory cycle (Block 520). This is done by decoding the address and checking if the
20 decoded address is within the correct memory range. If the request is not valid, the process 500 aborts the cycle by terminating the cycle without a response (Block 530). The process 500 is then terminated. If the request is valid, the process 500 determines if the access is a read or a write (Block 540). If it is a write, the process 500 completes the write accordingly (Block 550) and is then
25 terminated. If it is a read, the process 500 proceeds to process the requested read

cycle (Block 560) and is then terminated. The process to perform the read cycle at Block 560 is explained in Figure 6.

Figure 6 is a flowchart illustrating a process 560 to perform a read cycle according to one embodiment of the invention.

5 At START, the process 560 determines if the access results in a hit (Block 610). If no, the process 560 processes the access as a miss on cache (Block 620) and then proceeds to block 650. The process to handle the miss on cache (Block 620) is explained later in Figure 7. If the access results in a hit, the process 560 determines if the data level is above the watermark level (Block 625). The
10 watermark level is programmable by software and is predetermined. If the data level is not above the watermark level, the process 560 places a 32-byte snoop ahead (Block 645) and proceed to block 650. If the data level is above the watermark level, the process 560 determines if the data is ready (Block 630). The data may have wait states although the cycle resulted in a hit. These wait states
15 may be inserted on the memory interface depending on memory loads. If the data is ready, the process 560 services the bus read (Block 640) and then goes to block 660. If the data is not ready, the process 560 waits for the read data and fences for clearance (Block 635), then the process 560 returns back to block 630.

 At block 650, the process 560 processes the read request. The processing
20 of the read request in block 650 is explained later in Figure 8. Then the process 650 services the bus read (Block 655). Then the process 560 determines if the data level is above the watermark level (Block 660). If not, the process places a 32-byte snoop ahead (Block 665) and returns back to block 650. If the data level is above the watermark, the process 560 determines if the read is done (Block 670).
25 If not, the process 560 returns to block 655 to service the bus read. If the read is

done, the process 560 performs cache read of the data (Block 680) and is then terminated.

Figure 7 is a flowchart illustrating a process 620 to perform a miss read cycle according to one embodiment of the invention.

- 5 Upon START, the process 620 purges the data from the previous read cycle (Block 710) because when the access results in a miss the cached data needs to be cleaned from the system. Then the process 620 determines if the request is a single request (Block 720). If yes, the process 620 places a 32-byte request (Block 730) and is terminated. If no, the process 620 places a 64-byte request
10 (Block 740) and is then terminated.

Figure 8 is a flowchart illustrating a process 650 to perform a hit read cycle according to one embodiment of the invention.

- Upon START, the process 650 presents the read request to the front side bus (Block 810). This is performed when the system has a level 2 cache (L2) and
15 therefore needs snooping. Then, the process 650 determines if the request is a 32-byte request (Block 820). If not, the process 650 put two entries in the read scheduler (Block 830) and then goes to block 850. Otherwise, the process puts a single entry in the read scheduler (Block 840).

- Next, the process 650 places the request to the memory (Block 850). This is
20 done by the request packet generator RPG 220 and the request queue RQ 240 as shown in Figure 2. Then, the process 650 gets the read data returned from the memory (Block 860). Next, the process 650 stores the read data in the read cache queue (Block 870) and is then terminated.

Thus, the present invention is a technique to manage bus accesses using a pre-fetching and caching mechanism. The technique uses independent functional blocks in a pipeline manner to reduce latencies.

While this invention has been described with reference to illustrative
5 embodiments, this description is not intended to be construed in a limiting sense. Various modifications of the illustrative embodiments, as well as other embodiments of the invention, which are apparent to persons skilled in the art to which the invention pertains are deemed to lie within the spirit and scope of the invention.

What is claimed is:

1 1. A method to reduce latency in accessing a memory from a bus, the
2 method comprising:
3 pre-fetching a plurality of data from the memory to a cache queue in
4 response to a request; and
5 delivering the pre-fetched data from the cache queue to the bus
6 independently of the memory.

1 2. The method of claim 1 wherein pre-fetching comprises:
2 determining if an amount of data in the cache queue is above a predetermined
3 level; and
4 placing the request to a memory controller controlling the memory if the
5 amount of data is not above the predetermined level, the request causing the
6 memory controller to transfer the plurality of data to the cache queue, the
7 request being buffered in a request queue.

1 3. The method of claim 2 wherein delivering comprises:
2 transferring the data from the cache queue to the bus if the data in the
3 cache queue is ready.

1 4. The method of claim 1 further comprising:
2 determining if the request is valid; and
3 processing a cache miss request if the request results in a cache miss.

1 5. The method of claim 4 wherein processing the cache miss request
2 comprises:
3 providing a purge signal;
4 marking an entry in a scheduler according to the purge signal;
5 purging data corresponding to the marked entry; and
6 placing the request to the memory controller.

1 6. The method of claim 5 wherein the bus is a peripheral component
2 interconnect (PCI) bus.

1 7. The method of claim 6 wherein the request is one of a 32-byte and a
2 64-byte requests.

1 8. An apparatus to reduce latency in accessing a memory from a bus,
2 the apparatus comprising:

3 a pre-fetcher to pre-fetch a plurality of data from the memory to a cache
4 queue in response to a request; and

5 a cache controller coupled to the cache queue and the pre-fetcher to
6 deliver the pre-fetched data from the cache queue to the bus independently of
7 the memory.

1 9. The apparatus of claim 8 wherein the pre-fetcher comprises:

2 a watermark monitor to determine if an amount of data in the cache queue
3 is above a predetermined level;

4 a request packet generator coupled to the watermark monitor to place the
5 request to a memory controller controlling the memory if the amount of data is
6 not above the predetermined level, the request causing the memory controller to
7 transfer the plurality of data to the cache queue; and

8 a request queue coupled to the request packet generator to store the
9 request provided by the request packet generator.

1 10. The apparatus of claim 9 wherein the cache controller transfers the
2 data from the cache queue to the bus if the data in the cache queue is ready.

1 11. The apparatus of claim 8 further comprising:

2 a peripheral bus controller coupled to the bus and the pre-fetcher to
3 determine if the request is valid;

4 a data coherence controller coupled to the pre-fetcher to provide a purge
5 signal when the request corresponds to a cache miss; and

6 a scheduler coupled to the request queue and the data coherence
7 controller to store entries corresponding to the requests, the entries being
8 marked according to the purge signal from the data coherence controller.

1 12. The apparatus of claim 11 further comprising:

2 a data mover coupled to the cache queue and the scheduler to transfer
3 data from the memory to the cache queue, the data mover purging data
4 corresponding to a marked entry from the scheduler.

1 13. The apparatus of claim 12 wherein the bus is a peripheral
2 component interconnect (PCI) bus.

1 14. The apparatus of claim 13 wherein the request is one of a 32-byte
2 and a 64-byte requests.

1 15. A system comprising:
2 a memory;
3 a bus; and
4 a bus access circuit coupled to the memory and the bus to reduce latency
5 in accessing the memory from the bus, the circuit comprising:
6 a pre-fetcher to pre-fetch a plurality of data from the memory to a cache
7 queue in response to a request, and
8 a cache controller coupled to the cache queue and the pre-fetcher to
9 deliver the pre-fetched data from the cache queue to the bus independently of
10 the memory.

1 16. The system of claim 15 wherein the pre-fetcher comprises:
2 a watermark monitor to determine if an amount of data in the cache queue
3 is above a predetermined level;
4 a request packet generator coupled to the watermark monitor to place the
5 request to a memory controller controlling the memory if the amount of data is

6 not above the predetermined level, the request causing the memory controller to
7 transfer the plurality of data to the cache queue; and

8 a request queue coupled to the request packet generator to store the
9 request provided by the request packet generator.

1 17. The system of claim 16 wherein the cache controller transfers the
2 data from the cache queue to the bus if the data in the cache queue is ready.

1 18. The system of claim 15 wherein the bus access circuit further
2 comprises:

3 a peripheral bus controller coupled to the bus and the pre-fetcher to
4 determine if the request is valid;

5 a data coherence controller coupled to the pre-fetcher to provide a purge
6 signal when the request corresponds to a cache miss; and

7 a scheduler coupled to the request queue and the data coherence
8 controller to store entries corresponding to the requests, the entries being
9 marked according to the purge signal from the data coherence controller.

1 19. The system of claim 18 wherein the bus access circuit further
2 comprising:

3 a data mover coupled to the cache queue and the scheduler to transfer
4 data from the memory to the cache queue, the data mover purging data
5 corresponding to a marked entry from the scheduler.

1 20. The system of claim 19 wherein the bus is a peripheral component
2 interconnect (PCI) bus.

1 21. The system of claim 20 wherein the request is one of a 32-byte and a
2 64-byte requests.

* * *

ABSTRACT OF THE DISCLOSURE

The present invention is a method and apparatus to reduce latency in accessing a memory from a bus. The apparatus comprises a pre-fetcher and a cache controller. The pre-fetcher pre-fetches a plurality of data from the memory to a cache queue in response to a request. The cache controller is coupled to the cache queue and the pre-fetcher to deliver the pre-fetched data from the cache queue to the bus in a pipeline chain independently of the memory.

2000-08-01




FIG. 1




FIG. 2

300




FIG. 3A

350




FIG. 3B

400




FIG. 4A




FIG. 5




FIG. 6

620




FIG. 7




FIG. 8

**DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION
(FOR INTEL CORPORATION PATENT APPLICATIONS)**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

**REDUCING MEMORY ACCESS LATENCIES FROM A BUS USING PRE-FETCHING
AND CACHING**

the specification of which



is attached hereto.

was filed on _____ as

United States Application Number _____

or PCT International Application Number _____

and was amended on _____
(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s):

APPLICATION NUMBER	COUNTRY (OR INDICATE IF PCT)	DATE OF FILING (day, month, year)	PRIORITY CLAIMED UNDER 37 USC 119
			<input type="checkbox"/> No <input type="checkbox"/> Yes
			<input type="checkbox"/> No <input type="checkbox"/> Yes
			<input type="checkbox"/> No <input type="checkbox"/> Yes

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below:

APPLICATION NUMBER	FILING DATE

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

APPLICATION NUMBER	FILING DATE	STATUS (ISSUED, PENDING, ABANDONED)

I hereby appoint BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, a firm including: William E. Alford, Reg.37,764; Farzad E. Amini, Reg. No. 42,261; Aloysius T. C. AuYeung, Reg. No. 35,432; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, 41,600; Jordan Michael Becker, Reg. No. 39,602; Bradley J. Berezna, Reg. No. 33,474; Michael A. Bernadicou, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; Gregory D. Caldwell, Reg. No. 39,926; Lawrence M. Cho, Reg. No. 39,942; Yong S. Choi, Reg. No. 43,324; Thomas M. Coester, Reg. No. 39,637; Roland B. Cortes, Reg. No. 39,152; Barbara Bokanov Courtney, Reg. No. P42,442; William Donald Davis, Reg. No. 38,428; Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Tarek N. Fahmi, Reg. No. P41,402; James Y. Go, Reg. No. 40,621; Richard Leon Gregory, Jr., P42,607; Dinu Gruia, Reg. No. 42,996; Thomas A. Hassing, Reg. No. 36,159; James A. Henry, Reg. No. 41,064; Willmore F. Holbrow III, Reg. No. P41,845; George W. Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; Dag H. Johansen, Reg. No. 36,172; William W. Kidd, Reg. No. 31,772; Tim L. Kitchen, Reg. No. P41,900; Michael J. Mallie, Reg. No. 36,591; Paul A. Mendonsa P42,879; Darren J. Milliken, P42,004; Thinh V. Nguyen, Reg. No. 42,034; Kimberley G. Nobles, Reg. No. 38,255; Michael A. Proksch P43,021; Babak Redjaian, Reg. No. 42,096; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Anand Sethuraman, Reg. No. 43,351; Charles E. Shemwell, Reg. No. 40,171; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Allan T. Sponseller, Reg. No. 38,318; Geoffrey T. Staniford, P43,151; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; George G. C. Tseng, Reg. No. 41,355; Lester J. Vincent, Reg. No. 31,460; John Patrick Ward, Reg. No. 40,216; Charles T. J. Weigell, Reg. No. 43,398; Ben J. Yorks, Reg. No. 33,609; and Norman Zafman, Reg. No. 26,250; my attorneys; and Amy M. Armstrong, Reg. No. P42,265; Robert Andrew Diehl, Reg. No. P40,992; and Edwin A. Sloane, Reg. No. 34,728; my patent agents, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN, LLP with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (714) 557-3800, and Joseph R. Bond, Reg. No. 36,458; Richard C. Calderwood, Reg. No. 35,468; Sean Fitzgerald, Reg. No. 32,027; Naomi Obinata, Reg. No. 39,320; Thomas C. Reynolds, Reg. No. 32,488; Steven P. Skabrat, Reg. No. 36,279; Howard A. Skaist, Reg. No. 36,008; Steven C. Stewart, Reg. No. 33,555; Raymond J. Werner, Reg. No. 34,752; and Charles K. Young, Reg. No. 39,435; my patent attorneys, of INTEL CORPORATION with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.


Send correspondence to Thinh V. Nguyen, Reg. No. 42,034, BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025 and direct telephone calls to Thinh V. Nguyen, Reg. No. 42,034, (714) 557-3800.
(Name of Attorney or Agent)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor (given name, family name)

Altug Koker

Inventor's Signature



Date

7/24/1999

Residence Rancho Cordova, California USA

(City, State)

Citizenship Turkey

(Country)


P. O. Address 3441 Data Drive, #283

Rancho Cordova, California 95670 USA

Full Name of Second/Joint Inventor (given name, family name)

Russell W. Dyer

Inventor's Signature



Date

7/24/1999

Residence El Dorado Hills, California USA

RWD

(City, State)

Citizenship USA

(Country)

P. O. Address 1416 Craydon Place

El Dorado Hills, California 95762 USA

RWD

Full Name of Third/Joint Inventor (given name, family name)

Inventor's Signature

Date

Residence

(City, State)

Citizenship

(Country)

P. O. Address

Full Name of Fourth/Joint Inventor (given name, family name)

Inventor's Signature

Date

Residence

(City, State)

Citizenship

(Country)

P. O. Address